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Abstract—A hole-injection-type and an electron-injection-type
Si avalanche photodiode (APD) were fabricated by a standard
0.18- m complementary metal–oxide–semiconductor process.
The avalanche amplifications are observed below 10 V of the
bias voltage, and the maximum avalanche gains were 493 and
417 for the hole-injection-type and the electron-injection-type
APDs, respectively. The maximum bandwidth is 3.4 GHz, and
the gain-bandwidth products were 90 and 180 GHz for the
hole-injection-type and the electron-injection-type APDs, respec-
tively.
Index Terms—Avalanche photodiode (APD), complementary
metal–oxide–semiconductor (CMOS), photodiode (PD), silicon.
I. INTRODUCTION
D ATA transmission speed in electronic systems can beenhanced by utilizing an optical transmission technique,
and the optical transmission has been studied in board-to-board
and chip-to-chip data transmission. In these applications,
short wavelength vertical-cavity surface-emitting lasers (VC-
SELs) and Si photodiodes (PDs) are used for realizing
low-cost systems. Si PDs fabricated by the complementary
metal–oxide–semiconductor (CMOS) process are expected
for monolithic integration with transimpedance amplifiers and
following electronic circuits. Fast PDs fabricated by the CMOS
process using bulk Si have the responsivity of about 0.04 A/W
and the bandwidth of about 1 GHz at 850 nm [1], [2]. In these
PDs, the photocurrent generated in the substrate is canceled
by differential configuration consisting of an illuminated and
a shaded PD. As a result, the bandwidth is increased at the
sacrifice of the responsivity. The bandwidth can be increased to
10 GHz by using a silicon-on-insulator (SOI) substrate [3], [4],
and the responsivity is, however, 0.008 A/W because of the thin
Si layer. Recently, avalanche photodiodes (APDs) fabricated
by the standard CMOS process were reported to increase the
responsivity [5]–[7], and the avalanche gain is, however, less
than 5.
Here we report a hole-injection-type and an electron-in-
jection-type Si APD fabricated by standard 0.18- m CMOS
process [8], [9]. The APDs have the maximum avalanche
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Fig. 1. Structure of APDs fabricated by standard CMOS process. (a) Hole-
injection-type APD. (b) Electron-injection-type APD.
gain of 417 and 493 for the electron-injection-type and the
hole-injection-type APD, respectively. The maximum band-
width is 3.4 GHz, and the gain-bandwidth products were 90
and 180 GHz for the hole-injection-type and the electron-injec-
tion-type APDs, respectively.
II. STRUCTURE
Fig. 1 shows the schematic structures of the APDs by standard
0.18- m CMOS process. In the structure Fig. 1(a), the interdig-
ital anode and the cathode electrodes are formed on the p - and
the n -layers in the n-well, respectively, and the p -layers in
the p-substrate are electrically connected to the cathode elec-
trodes. The light is illuminated from the top of the APD and is
absorbed in the silicon through the silicide-free p -layer in the
n-well. The photogenerated electrons and holes in the n-well
are drifted toward the n -layer and the p -layer in the n-well,
respectively. The photogenerated electrons in the p-substrate
travel toward the n -layer, and the photogenerated holes in the
p-substrate travel toward the p -layer in the p-substrate because
of the built-in potential barrier between the p-substrate and the
n-well, and are reconbined and are not contributed to the pho-
tocurrent. In this structure, high electric field is applied around
the interface between the p -layer and the n-well, and then the
photogenerated holes are efficiently multiplied due to avalanche
mechanism. Hence the APD is the hole-injection-type APD.
In the structure Fig. 1(b), the interdigital anode and the
cathode electrodes are formed on the p - and the n -layers in
the p-well in the deep n-well, respectively. Both the p -layer
in the p-substrate and the n -layers in the deep n-well are
1041-1135/$26.00 © 2010 IEEE
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electrically connected to the anode electrodes. The light is
illuminated from the top of the APD and is absorbed in the
silicon through the silicide-free n -layer in the p-well. The
photogenerated electrons and holes in the p-well are drifted to-
ward the n -layer and the p -layer in the p-well, respectively.
The photogenerated electrons in the p-substrate travel toward
the n -layer, and the photogenerated holes in the p-substrate
travel toward the p -layer in the p-substrate because of the
built-in potential barrier between the p-substrate and the deep
n-well, and are reconbined and are not contributed to the
photocurrent. In this structure, a high electric field is applied
around the interface between the n -layer and the p-well, and
then the photogenerated electrons are efficiently multiplied due
to avalanche mechanism. Hence the APD is the electron-injec-
tion-type APD.
The thickness and the doping concentration of the n-well, the
p-well, the deep n-well, the n -layer, and the p -layer are not
disclosed. The silicide widths below the electrodes for the n -
and the p -layers are 0.44 and 0.72 m, respectively, which
are the minimum width determined by process. Between the
n - and the p -layers, 0.48- m-wide oxide regions are formed
for electrical isolation. The widths of the silicide-free p - and
n -layers are 1 m. The detection area is 20 20 m . As a re-
sult, the number of the electrodes in the detection area are nine in
both structures; four and five electrodes for the cathode and the
anode, respectively, for the hole-injection-type APD, and four
and five electrodes for the anode and the cathode, respectively,
for the electron-injection-type APD. A passivation film with the
thickness of about 8.6 m is coated on the detection area.
III. CHARACTERIZATION
Fig. 2 shows the measured current–voltage ( – ) character-
istics with and without the optical illumination for (a) the hole-
injection-type APD and (b) the electron-injection-type APD.
The wavelength of the illuminated light is 850 nm. The dark cur-
rent is a few nanoamperes, and the breakdown voltages defined
by the voltage at which the dark current exceeds 1 A are about
8.05 and 9.25 V for the hole-injection-type and the electron-
injection-type APDs, respectively. In Si pn diodes, when the
breakdown voltage is larger than V, where is
the bandgap, the breakdown is caused by avalanche mechanism,
and then the breakdown of our APDs is caused by avalanche
mechanism. Under light illumination, the photocurrent is almost
constant when the bias is below 4 V, and is gradually increased,
especially when the bias is above 6 V, due to the avalanche am-
plification. Such a low breakdown voltage is due to relatively
high doping concentration in the n-well and the p-well. The
CMOS process we utilized is for 1.8- and 3.3-V operation, and
then the n-well and the p-well are thin and the doping concentra-
tion are higher than the i-layer in the p-i-n PD. Since the break-
down voltage decreases with increasing the doping concentra-
tion, the breakdown voltage of our APDs are low. The break-
down voltage difference between the two-types of the APDs
may be attributed to the difference in the doping concentration
in the n-well and the p-well, which are not disclosed.
Fig. 3 shows the responsivity against the bias voltage at
850-nm wavelength obtained from Fig. 2 along with the
avalanche gain . The open squares and the closed circles
are the measured results for the hole-injection-type and the
Fig. 2.  – characteristics of the fabricated APDs. (a) Hole-injection-type
APD. (b) Electron-injection-type APD.
Fig. 3. Measured responsivity of the fabricated APDs at 850-nm wavelength.
electron-injection-type APDs, respectively. The avalanche gain
at the reverse voltage is calculated from
(1)
where and are the current under illumination
and the dark current at the reverse voltage , and and
are the current under illumination and the dark current
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Fig. 4. Measured frequency response of the fabricated APDs at 850-nm wave-
length.
at zero reverse voltage. The responsivity in low bias region
is 8.5 mA/W, which is lower than that of commercial Si PDs
(typically 0.5 A/W at 850-nm wavelength). One reason is that
about 30% of the Si surface is covered by the silicides and the
electrodes, and the other is due to the cancellation of photogen-
erated carries generated in the p-substrate. The responsivities
are increased with the reverse voltage, and are 4.30 A/W at
8.06 V and 3.52 A/W at 9.22 V for the hole-injection-type and
the electron-injection-type APDs, respectively, showing the
respective avalanche gain be 493 and 417.
In APDs, the avalanche gain is well described by the fol-
lowing empirical formula:
(2)
where is the reverse voltage, is the breakdown voltage,
and is a constant. The solid lines in Fig. 3 are fitted curves for
the measured results with V and for the
hole-injection-type APD, and V and for the
electron-injection-type APD.
Fig. 4 shows the measured frequency response of the hole-in-
jection-type APD (the dashed–dotted–dashed lines) and the elec-
tron-injection-type APD (the solid lines). For almost the same
avalanche gain , the electron-injection-type APD is faster than
the hole-injection-type APD due to faster avalanche buildup time
of electrons. The maximum bandwidths are 3.0 and 3.4 GHz for
the hole-injection-type and the electron-injection-type APDs, re-
spectively. Fig. 5 is the relationship between the avalanche gain
and the 3-dB bandwidth. The horizontal axis is an alternative cur-
rent (ac) avalanche gain, which was obtained from the increase in
the signal magnitude relative to the signal magnitude at 0-V bias
around50MHzin Fig.4.Theacavalanche gain is smaller than the
avalanche gain shown in Fig. 3 when the avalanche gain is
approximately due to nonlinear current change against
the illuminated optical power. The gain-bandwidth products are
90 and 180 GHz for the hole-injection-type and the electron-in-
jection-type APDs, respectively.
IV. CONCLUSION
A hole-injection-type and an electron-injection-type APDs
are fabricated by standard 0.18- m CMOS process and charac-
Fig. 5. Gain-bandwidth characteristics of the fabricated APDs.
terized. The avalanche amplification are observed below 10 V
of the bias voltage, and the maximum avalanche gain were 493
and 417 for the hole-injection-type and the electron-injection-
type APDs, respectively. The maximum bandwidth is 3.4 GHz,
and the gain-bandwidth products are 90 and 180 GHz for the
hole-injection-type and the electron-injection-type APDs, re-
spectively.
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